INTRODUCTION
The SDH is a hierarchical set of digital transport structures, standardized for the transport of suitably adapted payloads over physical transmission networks. The SDH defines a structure which enables plesiochronous signals to be combined together and encapsulated within a standard SDH signal. The ITU-T recommendations define a number of transmission rates within the SDH. The first of these is 155.52 Mbit/s, normally referred to as STM-1 (where STM stands for "Synchronous Transport Module") [1] . The recommendations also defines a multiplexing structure whereby an STM-1 signal can carry a number of lower bit rate signals as payload, thus allowing existing PDH signals to be carried over a synchronous network. The SDH defines a number of "containers" each corresponding to an existing plesiochronous rate. Information from the plesiochronous container is mapped into the relevant container. The way in which this is done is similar to the bit stuffing procedure carried out in a conventional PDH multiplexer. SDH is currently the dominant choice for metropolitan-area networks as well as for accessing wavelength division multiplexing networks in wide-area networks [7] . The purpose of this paper is to carry multiple digital signals on a single medium. The paper also describes whether the data that is transmitted is received correctly or not. The STM-1 frame is capable of transporting any PDH tributary signal (≤ 140 Mbit/s). The frame comprises of section overhead (SOH), pointer and the payload as shown in fig 1.
Figure 1: stm-1 frame structure [9] II.
DESIGN AND IMPLEMENTATION
According to the ITU-T standard G.707 the specification of STM-1 Frame are as follows: Number of rows in a frame = 9 rows Number of columns in a frame = 9+261 = 270 columns Number of bytes/frame = 9*270 = 2,430 bytes Number of bits/frame = 9*270*8 = 19440 bits Number of bits per second = 9*270*8*8000
= The figure 3.1 shows the block diagram of how an STM-1 frame is generated. The 8 bit PRBS data is used to fill the payload section of the STM-1 frame. At every positive edge of the clock the PRBS data is fed into the payload block. When the RESET signal is high the frame will be reset to the initial value. The Frame Generator block adds the overhead bytes at appropriate positions and fills the remaining payload section with the prbs data.
The B3 calculation block will calculate the even parity over all the bytes of the payload section of the previous frame before scrambling and will be placed in the B3 location of the current frame before scrambling. The Regenerator section overhead and Multiplex section overhead values are also sent into the frame generator at appropriate locations to complete the frame.
The B2 calculation block will calculate the parity of Multiplex Section and the payload section except for the first 3 rows of the Regenerator Section Overhead, and place the calculated value in the B2 bytes of the current frame before scrambling.
The B1 Calculation block calculates the even parity over all the bytes of the previous frame after scrambling, and places the calculated value in B1 location of the current frame before scrambling. Finally the Scrambler block will scramble the incoming data and will then transmit the scrambled data. The fig 3 shows the block diagram of STM-1 Deframer. The STM-1 Frame signal is fed to the Head Detector block which performs frame synchronization as per ITU-T G.707 [1] . It generates Loss-of-Frame (LOF) and Out-of-Frame (OOF) alarms. The Received signal is descrambled and then fed to the Overhead detector which will detect the overhead. The overhead detector extracts the Regenerator Section Overhead and outputs it from the core. It also extracts the Multiplex Section Overhead and outputs it from the core. The block extracts Higher Order Path Overhead for all the configured VCs.
The PRBS detector block will compare the received payload data with the original data and will indicate if the data received is correct or not.
The BIP error detector block verifies the incoming B1 value and indicates the presence and number of any B1 errors. The BIP error detector block verifies the incoming B2 value and indicates the presence and number of any B2 errors. It also calculates and verifies the B3 value for all VCs and indicates the presence and number of B3 errors.
III. Submodules Description
3.1 23 bit PRBS Generator. Figure 4 shows the schematic of a 23 bit PRBS generator. Here the PRBS data is intialized to 1 when it is reset. At every clock cycle the values are shifted to the left and the xored values of the tappings are inserted to the first bit. Then the first eight bits of the PRBS sequence is fed as the input to the STM-1 frame.
Figure 4: 23 bit prbs generator
The output of the LFSR is controlled by three parameters: clock, tap positions, and the initial value that is loaded into the LFSR or seed. For the 23 bit PRBS generator the seeds are used at 23 rd bit, 6 th bit and first bit according to [10] .
3.2
STM-1 Frame Generator When the reset signal is high the count is reset to zero and the memory is cleared. The scrambled data is sent as the output of the system and whenever the scrambled data changes the output is updated. The data that are being sent to the output depends on the value of count. The data"s are sent in left to right fashion and are based on the ITU.T standard G707 [1] .
3.3
SCRAMBLER Scrambling of the bits in a synchronous transport module (SONET) frame is needed to keep the frequency content of the transmitted signals near the actual line rate [6] .
There are two main reasons why scrambling is used  To eliminate long sequences of zeros and ones.  It eliminates the dependence of a signal's power spectrum upon the actual transmitted data, making it more dispersed to meet maximum power spectral density requirements.
The scrambler used in this implementation is a parallel scrambler shown in figure 5 . The scrambler is reset to 1111111 at the start of the frame; by loading all seven flip flops with 1"s. B2 Calculation Module The B2 bytes are allocated for a multiplex section error monitoring function. This function shall be a Bit Interleaved Parity 24 code using even parity. The BIP-24 is computed over all bits of the previous STM-N frame except for the first three rows of SOH and is placed in bytes B2 of the current frame.
B3 Calculation Module
The B3 byte is allocated in each virtual container for path error monitoring function. This module calculates the Bit Interleaved Parity 8 using even parity over all the bits of the previous virtual container and is placed in the B3 byte of the current virtual container.
B1 Calculation Module
One byte is allocated for regenerator section error monitoring. This function shall be a Bit Interleaved Parity 8 (BIP-8) code using even parity. The BIP-8 is computed over all bits of the previous STM-N frame after scrambling and is placed in byte B1 of the current frame before scrambling.
3.7
Head Detector Module. The Head Detector block is used at the Receiving end to determine whether the frame has started or not. This is done by comparing the first six bytes with A1 and A2 which is the Frame Alignment Word and is used to recognize the beginning of an STM-N frame. A1 has a default value of F6h and A2 has a default value of 28h. The head detector will wait for these values and whenever it encounters all the six values the head signal will be asserted to indicate the start of the frame. Once the head signal is asserted the STM data will be extracted [5, 8] . The state machine for implementing Head Detector module is shown in figure 6. Descrambler The Descrambler is required to retrieve the actual bytes that comprises SDH frame. It is similar to the scrambler used in the design. The descrambling operation is inverse of scrambling. The descrambler is used only after the first row of the scrambled SDH frame, until the end of the frame.
3.9
Clock Divider The clock divider module is used to divide the system clock into different clock signals. These clock signals are used to output the overhead bytes at the receiver end.
3.10
Overhead Detector The overhead detector module will detect the overhead bytes at their respective locations, extract the overhead byte and display them at the output. It also verifies the incoming BIP values with the calculated BIP value and indicates the presence and number of errors.
PRBS Detector
The PRBS detector module compares the incoming payload data with the original data and determines whether the data obtained is correct or not. If there is a difference between the received data and the calculated data of the payload section, the detector gives the number of bit that are inverted
BIP Error Detector
The BIP Error detector module compares the calculated value of BIP"s and the extracted values of BIP and determines the type of error being encountered. If there is an error in B1 byte it tells the number of BIP violations happening in the frame. The error detection for B2 and B3 is similar to that of B1. The Error Detector also tests whether the received payload data is correct or not and if there is an error in the signal a Loss of data signal is indicated.
IV. Verification And Simulation
The verification objective is the development of test cases to ensure that the design implements defined functionality. It was performed in each of the sub-modules of the architecture. Simulation tests were performed using Modelsim and Cadence NcLaunch. The design was synthesized on Xilinx 13.2 for device utilization summary, and implemented on Cadence RTL compiler for area and power calculations. Fig 7 shows the output of the prbs generator which is truncated and fed as the input to the STM-1 framer. 
V. Conclusion
The development of the STM-1 framer core offers encapsulation of Plesiochronous Digital Hierarchy standards or support Asynchronous Transport Mode. It can be used for moving voice and data. The STM-1 Framer has been designed and can accommodate 2340 user data"s that will be multiplexed in a single Frame. The STM-1 De-Framer has been designed and will extract the overhead bytes. The De-framer checks whether the obtained data is error free or not and also check the overhead bytes to determine the errors in the Section Overhead.
VI.
